Abstract
Known-plainttext attacks can guess the encryption key by comparing the number of plain-image (the original image) with the cipher-image (image encrypted) corresponding. This variants known-plaintext attack is called selective plaintext attack. In his research, Munir provides an analysis of the selective-plaintext attack against a proposed chaos-based image encryption algorithm. The algorithm combines the techniques of permutations (using Arnold Cat Map) and substitution techniques (using XOR operation). Based on a series of experiments that have been performed can be concluded that scrambles the pixels before the XOR operation can make the algorithm secure against selective-plaintext attack [6] .
Almost all existing techniques require a lot of data encryption arithmetic and logical calculations, thus the embedded devices makes difficult to apply [7] . But with the simple algorithm would be easy. One form of Boolean algebra equations used almost throughout in digital device is Sum of Product (SOP). SOP has been potential to be selected as the encryption algorithm on a small device when time factor becomes an important. In addition, SOP algorithm can do the decryption process so it able to restore the original data.
Based on the condition, we research image encryption on Xilinx Spartan 3E FPGA module by applying the SOP algorithm. This paper is an initial step process of images encryption on small devices such as FPGA. The purpose of this paper is that it can be a reference for future work such as making the equipment that originally did not have a security network by adding this device has a secure.
Operators Exclusive-OR (XOR) is simple in principle the same as Vigenere cipher key using pieces are repeated periodically throughout the plain-text [8] . Vigenere table consists of pairs each letter plain-text, key and cipher-text results. In principle, every bit plain-text XOR with each bit of the key to the cipher-text produced bits. Commercial programs are DOS-based or Macintosh using a simple XOR algorithm [9] . SOP encryption algorithms can be prepared using the basic Boolean XOR operator.
SOP Encryption is not a public-key system to encrypt data. Encryption can be solved through brute force method. It is vulnerable to attack because the encryption models have been fixed pattern. However, this drawback can be avoided through the compression process to remove the pattern file. SOP encryption algorithm can used a combination of Boolean algebra functions such as AND and OR. In addition, the designers of computer systems are using advantages of Xilinx Spartan-3E FPGA. The Xilinx FPGA families carry microblaze processors [10] , type of generation that can be applied to a variety of user applications, it has adjustment interface and data standards, and it can distinguish functionality with minimal design time. It can be allows a low cost image encryption for embedded systems while still providing a good tradeoff between performance and hardware resources [11] . Author emphasizes the Sum of Product (SOP) block arithmetic algorithms to collection of cascaded blocks performing unit operations [12] [13] [14] [15] .
Research Method
The overall system design includes an encryption algorithm conversion into hardware architecture, software installation support, configuration, and design of reliability system. The overall process of encryption and decryption is showed in Figure 1 .
SOP algorithm works by generating a random key. The performance comparison of cipher text shows that over the normal text, cipher text is very difficult, and time consuming to crack [16, 17] .
In the FPGA module, one color pixel from plain-image is represented in 3 bits data. An image consists of 3 bits of data that make up the overall pixel color plain-image. If 3 bits of data in a single pixel is represented by A mn variable, with m indicating the number of rows and n is the number of columns of pixels of an image, so a plain-image can be described in matrix form as described in The general form of SOP is given by :
x and y are variables that make up a function. x' is a negation form of x. Form of negation is true of all the variables that make the equation.The implementation of SOP are easy and stand in level bit, so make the encryption process faster. Equation of encryption and decryption processes are described as follow :
where: Ci : Chipper Pi : Plain Ki : Key
In the encryption process, a cipher of data (C) can be determined by processing in the data plain (P) and encryption key (K) by using the SOP. The encryption process is performed on each pixel composing the plain-image. Cipher data from certain columns and rows of pixels obtained through SOP between plain pixel data in the same position with the encryption key. Illustration SOP operation on each pixel is described by the following matrix as follows: ( 2 ) The results of pixels cipher will be re-constructed accordantly with the position of the rows and columns of pixels plain. Illustration of the placement of each pixel cipher in cipherimage is described in Figure 3 . 
Results and Discussion
In this section, testing was conducted by connecting the monitor to the VGA port LEDs contained in the FPGA module. The next step of the test is to enter and run into the program modules. Figure 4 is showed FPGA module condition that the monitor cable is connected to the LED. • U U of the system. • Psignal dataread.
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• O signal dataencryp.
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 clk  clk of the system. Testing is done by applying encryption on several different pieces of plain image. Some images of Plain-image and cipher-image is showed in Figure 6 . Table 2 . Key encryption is used on the test is '101 '. In first test shown in Figure 6A , the plainimage that is used is red with data representation '100 ' on all pixels. SOP encryption algorithm will calculate every bit plain-image and key by using the following equation to get the cipherimage. Tests were also performed on some of the color combinations that can be generated by the module FPGA. In Figure 6B , plain-image used was '101 '. Same as the key used previously so that cipher-image as follows:
Cipher-generated image is a black accordance with table 2. In testing using data plainimage '110 'as shown in Figure 6C , will produce cipher-image the data below:
Cipher code-generated image is '011 ', represented by the cyan color in accordance with Table 2 . In Figure 6D , testing is done by inserting the plain-image pixels '111 '. Cipherimage pixels are generated from the encryption process is obtained as follows:
Cipher-generated image is '010' which is represented by the color green. These tests indicate that the encryption method could have been implemented into hardware-level programming language and is able to produce different color codes with the data plain-image.
System testing is emphasized at the image execution time. The system was tested using several picture sizes and calculate time encryption. The image test results with and without encryption based on image size can be seen in Table 3 . Table 3 shows that time encryption is very fast in nanoseconds. Enhanced image size of each 10-fold. Encryption each time the image size increased an average 13.5ns.
Conclusion
Based on the test results it is concluded that the encryption method in image encryption sop can be implemented into the FPGA module. Simple method can encrypt the original image (the plain-image) into the encrypted image (cipher-image) is different. The encryption implemention method into fPGA module is done with the first set of input output modules according to the hardware configuration used. The ssuccess implementation is the starting point of the application of encryption images on small devices.
Xilinx Spartan-3E FPGA module datasheet explained that it can only handle a maximum of 3 bits of image data [18] . The use of FPGA devices is capable of handling larger bits images, will be able to encrypt images with lots of color choices.
From result test, the image processing time without encryption average 4.999ns and 13.51ns with encryption.
